A fully integrated 5-GHz PLL frequency synthesizer for WSN applications has been designed and implemented on TSMC 0.18 µm RF CMOS process. In order to realize low power consumption, VCO adopted 6-bit switch resistors array which could provide varied biasing current by auto current calibration (ACC) circuit. Phase switching technique is also used in the frequency divider to reduce power consumption. In order to realize low phase noise, VCO is designed to have small gain and uses 4-bit switch capacitor array to provide wide tuning range. In order to reduce the locking time of PLL system, fast AFC is proposed. PFD is realized by the typical structure with TSPC dynamic D flip-flop.
municipal information infrastructure, etc. IEEE 802.15.4/ZigBee standard specify the transmitting protocols and working frequencies for the WSN systems, including 16 channels within the 2.4GHz unlicensed ISM band. Most WSN applications which are battery-powered should be able to run for a long time. This leads to a critical requirement of the WSN transceiver design --low power consumption, especially for frequency synthesizers, because they contribute a significant part to the total power consumption. Phase noise is also an important index which significantly contributes to the performance of WSN transceiver.
The paper is organized as below: the frequency synthesizer architecture is described in section 2. Circuit design including the VCO, frequency divider, fast AFC, PFD and CP is described in section 3. Layout of the synthesizer and Post simulated results are presented in section 4 and section 5 offers some conclusions.
2．Frequency Synthesizer Architecture The circuit of resistor biasing is simpler in structure and more flexible in power consumption control compared with the bandgap reference current biasing [2] . The bias current for VCO should be large enough to drive SCL divide-by-2.
ACC circuit could select the proper working current to make SCL divider function well. As shown in Fig 
Frequency Divider
As shown in Fig. 1 , the frequency divider basically consists of a 32/33 dual-modulus prescaler and a programmable pulse-swallow counter. The total divide ratio could be set from 2400 to 2480, covering all required frequencies and the operating current of the whole programmable divider is 2.6mA. Fig. 3 shows the block diagram of the 32/33 dual-modulus prescaler. Unlike traditional prescalers using synchronous counters at the first stage, the phase switching technique [3] is used in this design to reduce power consumption as only the first divide-by-2 stage works at the highest frequency and each following stage works at a lower frequency. As shown in Fig. 3 , a four bits circle counter is used to realize the phase switching function. After the reset signal, the initial state of the four flip-flops A, B, C, D is "1000" and one of the phase signals is selected.
At the end of each prescaler counting cycle, the circle counter changes its state to select a 90° phase delayed signal, which is exactly one period of the input signal.
Thus increased one counting is realized. The first divide-by-2 circuit is realized by source-coupled logic (SCL) master-slave DFF [4] with negative feedback to generate four quadrature outputs.
By designing proper divider's oscillation frequency and the amplitude of the input of the clock, SCL could function well. This circuit integrates three functions: 1) buffer of VCO; 2) to generate quadrature outputs for mixers; 3) part of the prescaler. Traditional design may use another separate divide-by-2 which is out of PLLto generate quadrature outputs; in this design, the divide-by-2 is integrated inside of PLL to reduce power consumption. Also its good input sensitivity makes it possible for VCO to save a significant amount of bias current.
Fast AFC
The schematic of fast AFC is shown is Fig. 4 . AFC circuit is designed by counter-based methods. By using the high-frequency signal which is the output of dual modules prescaler as the clock input of the counter and the low-frequency signal which is the reference signal of PLL frequency synthesizer as the enable signal, comparing the count value of the two counters and controlling the switch with binary search algorithm, the fast AFC is realized. 
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PFD and CP
Two important modules in PLL synthesizer, PFD and CP are discussed in this part.
A typical PFD structure with TSPC (true single phase clocking) dynamic D flip-flop has been presented in this paper, which has low power cost, high speed and simple structure. Meanwhile, the optimization of PFD reset delay overcomes the dead-zone and expands the detecting region. The schematic of PFD is shown in Fig. 5 . Besides, a novel CP structure applying the replica technology is proposed. In this design, the rail-to-rail operational amplifier guarantees the high current matching precision and enlarges the output voltage region as well. Moreover, controlling the current partly is employed to enhance the CP operational speed and current matching precision. The schematic of CP is shown is Fig. 6 . synthesizer is shown in Fig.11 . The minimum current consumption of the whole system is only 3.6mA. 
